

I/O and Storage: I/O Basics

CS 571: Operating Systems (Spring 2020) Lecture 9a

Yue Cheng

Some material taken/derived from:

• Wisconsin CS-537 materials created by Remzi Arpaci-Dusseau. Licensed for use under a Creative Commons Attribution-NonCommercial-ShareAlike 3.0 Unported License.

I/O Devices

Why I/0?


• I/O == Input/Output

- What good is a computer without any I/O devices?
 - Keyboard, display, disks...


Why I/0?

- I/O == Input/Output
- What good is a computer without any I/O devices?
 - Keyboard, display, disks...
- We want
 - Hardware: which will provide direct physical interfaces
 - OS: which can interact with different combinations


Prototypical System Architecture




Prototypical System Architecture




Prototypical System Architecture



Canonical I/O Device



Canonical I/O Device




Canonical I/O Device

Registers Status Command Data Interface

Micro-controller (CPU)

Memory (DRAM or SRAM or both)
Other Hardware-specific Chips

A Hard Disk Drive PCB Example



```
A Basic I/O Protocol
  while (STATUS == BUSY)
```

```
CPU
Disk
   while (STATUS == BUSY)
                                       //1
         ; // spin
   Write data to DATA register
                                       //2
   Write command to COMMAND register //3
                                       //4
   while (STATUS == BUSY)
         ; // spin
```

```
Process A wants to do I/O
CPU A
Disk C
```


```
while (STATUS == BUSY) //1
; // spin
Write data to DATA register //2
Write command to COMMAND register //3
while (STATUS == BUSY) //4
; // spin
```

```
CPU A

Disk C
```

```
while (STATUS == BUSY)
; // spin (polling).
Write data to DATA register //2
Write command to COMMAND register //3
while (STATUS == BUSY) //4
; // spin
```


```
CPU
Disk
   while (STATUS == BUSY)
                                        //1
         ; // spin
   Write data to DATA register
                                        //2
   Write command to COMMAND register //3
                                        //4
   while (STATUS == BUSY)
         ; // spin
```



```
while (STATUS == BUSY) //1
; // spin
Write data to DATA register //2
Write command to COMMAND register //3
while (STATUS == BUSY) //4
; // spin (polling),
```

```
CPU A Wasted CPU cycles
```

Interrupts



```
while (STATUS == BUSY) //1
    wait for interrupt;
Write data to DATA register //2
Write command to COMMAND register //3
while (STATUS == BUSY) //4
    wait for interrupt;
```

```
Interrupts

prempt PA 1
                      Disk UD. Veg.

2 3,4 preempt. PA -> sleep.

content switch.
 CPU
                B
                             B
                      А
                                   H/w interrupt. to OS.
 Disk
                           A
                                                   //1
      while (STATUS == BUSY)
            wait for interrupt;
      Write data to DATA register
                                                   //2
      Write command to COMMAND register //3
                                                   //4
      while (STATUS == BUSY)
            wait for interrupt;
```

Interrupts vs. Polling

Any potential issues for interrupts?

Interrupts vs. Polling

Any potential issues for interrupts?

- Interrupts can lead to livelock
 - E.g., flood of network packets


Interrupts vs. Polling

Any potential issues for interrupts?


- Interrupts can lead to livelock
 - E.g., flood of network packets

- Techniques
 - Hybrid approach: polling + interrupts
 - Interrupt coalescing: batching a bunch interrupts in one go

Where else Can We Optimize?



Data Transfer




```
while (STATUS == BUSY) //1
     wait for interrupt;

Write data to DATA register //2
Write command to COMMAND register //3
while (STATUS == BUSY) //4
     wait for interrupt;
```


Programmed I/O vs. Direct Memory Access


- PIO (Programmed I/O)
 - CPU directly tells device what data is
 - CPU involved in data transfer


- DMA (Direct Memory Access)
 - CPU leaves data in memory
 - DMA hardware does data copy





2. Copy data from memory via CPU




















DMA

```
2a,2b 3,4
CPU
                               A
             B
                         B
      A
                   B
DMA
                   A
Disk
                       A
    while (STATUS == BUSY)
                                         //1
          wait for interrupt;
    Initiate DMA transfer
                                         //2a
    Wait for interrupt
                                          //2b
    Write command to COMMAND register //3
                                         //4
    while (STATUS == BUSY)
          wait for interrupt;
```